Input vector control has been used to minimize the leakage power consumption of a circuit in sleep state [I]. In this paper, we present a novel heuristic for determining a low leakage vector to be applied to a circuit in sleep state. The heuristic is a greedy search based on the controllability of nodes in the circuit and uses the functional dependencies among cells in the circuit to guide the search. Results on a set of ISCAS and MCNC benchmark circuits show that in all cases our heuristic remms a vector having a leakage within 5% of that of the vector obtained using an extensive random search, with orders of magnitude improvement in computational speed.
INTRODUCTION
The increasing complexity and density of integrated circuits has resulted in an alarming increase in their power consumption. Power dissipation of integrated circuits has emerged as one of the most critical design metric since it dictates several system issues such as packaging and cooling costs, battery life for portable systems, etc. Aggressive scaling of channel length, oxide thickness and threshold voltage have resulted in an exponential increase in the leakage power of integrated circuits in recent technology generations [Z].
Leakage power is thus becoming an increasingly important fraction of the total power consumption of integrated circuits across the entire design spectrum and is especially important for devices that spend a significant percentage of time in sleep state.
Several circuit techniques have been proposed to minimize leakage power dissipation. One possible approach is to use higher threshold voltage devices along non-critical paths [3] . Multi-threshold voltage CMOS (MTCMOS) in which high threshold-voltage sleep transistors are inserted in series with low-threshold voltage circuitry has been used in conjunction with sleep signals to reduce the leakage power in sleep mode [4] . Techniques for run-time modification of device threshold voltage using body bias have also been suggested [5-61. All of these techniques require additional processing. In 171, the authors evaluated several run-time techniques for leakage power reduction and found input-vector control to be a very effective approach for leakage reduction without significant performance overhead. Input-vector control is based on the fact that the leakage of a circuit is dependent on the input vector applied to the circuit [I] . This technique is applicable irrespective of the additional process capabilities required for the above mentioned approaches but requires the knowledge of a low leakage vector that can be applied to the circuit during sleep mode to obtain savings in leakage power. It can be shown that determining the minimum leakage input vector is an NP-hard problem. Many approaches for determining the minimum leakage vector have been suggested. In [I] , the authors presented a formulation for determining the minimum leakage vector using a random search method with a specified statistical confidence and tolerance. A genetic algorithm was used to determine a low leakage vector in [SI, while a greedy heuristic based on leakage observability metrics was used in (91. In [IO], the authors presented an incremental SAT solver that improves on the previously used random search method. None of these techniques explicitly uses the underlying circuit topology and dependency information. Also, some of these require multiple SPICE simulation runs for determining the leakage of the circuit, which can be time consuming, especially for large circuits.
In this paper, we propose a novel heuristic for determining low leakage sleep state vectors for a given circuit. This novel approach is based on the functional dependencies in the circuit and the controllability of its nodes. In Section 2, we define a few basic terms. Section 3 presents the heuristic with an example for a simple circuit. The results for a set of ISCAS and MCNC benchmark circuits are presented in Section 4 and the contributions are summarized in Section 5 .
TERMINOLOGY
We assume that any circuit can be partitioned into smaller components in the form of gates, channel-connected components or other primitives (which we shall refer to as cells in the remainder of this document). We further assume that these cells have been pre-characterized for their leakage for all possible input combinations. This is similar to the process of delay characterization. It is also assumed that the node variables at the cell boundaries attain full logic values (VDD or 0). The total leakage power of the circuit can then be determined as the sum of the leakage power of the individual cells.
Node Controllability and Controllability Lists
The controllability of each node in the circuit is defined as the minimum number of inputs that have to be assigned to particular states in order to force the node to a specific state. This is based on the concepts used in automatic test pattern generation for fa& detection. Thus, two values are assigned to each node, namely CCO (controllability-at-0) and CCI (controllability-at-1). The controllabilities of the primary inputs are assumed to be 1. The controllabilities of each of the internal nodes in the circuit can be computed using the functionality of the cell that drives the node and the cell represents the minimum number of primary inputs (and their specific values) that forces the cell to its low leakage state. For instance, the constraint for cell C5 can be written as <N7Ng> = 10. Hence, its best input condition can be determined as follows:
Similarly, a list for the worst leakage state of each cell can be generated. For a Nand2 cell, the worst leakage state is the 11 state. Thus, the worst state condition for cell C, can be written as <N7Nx> = 11 which corresponds to a worst input condition WIC (C,) = <xOxOx>. Table 3 lists the best and worst input condition for each ofthe cells in c17.
Cell Leakage Penalty (CLP) and Worst Leakage Penalty (WLP)
If the BIC for a cell cannot be satisfied, the cell may be in a higher (undesirable) leakage state. The increase in leakage of the cell can be quantified by a metric called Cell Leakage Penalty (CLP) given by the difference in the mean leakage of the undesirable states and the mean leakage of the desirable (low leakage) states. Thus, for a Nand2 cell the cell leakage penalty is given by
Similarly, if the worst input condition for the cell is satisfied, the cell is in its worst leakage state and this increase in leakage can be quantified using another metric called worst leakage penalty. The Worst Leakage Penalty (WLP) for a cell is given by the difference between the worst case leakage of the cell and the mean leakage of the desirable (low leakage) states.
WLP(Nand2) = L I I -O S * (Loo -Llo)
Conflicting and Dominated Cells
The functionality of the cells in the circuit determines the states of the internal nodes for any given input vector. As a result, satisfying the best input condition for any cell will result in certain nodes in the circuit being forced to particular states. Hence, forcing CA cell into its lowest leakage state may result in a violation of the input constraint of cell C,. In such a situation, cell CB is said be a conflicting cell for cell C, . Similarly, it may be possible that forcing cell Cp,into its lowest leakage state results in cell C being forced into its lowest Table 3 : Constraint list for all cells in circuit c17
dominated by cell C4 (since input constraint for cell C, is a subset of the input constraint for cell Cd). Thus, for each cell a list of conflicting and dominated cells can be generated as in Table 4 .
Cost Function
When the BIC of a cell is satisfied, the BIC of its conflicting cells are violated, while the BIC of its dominated cells are satisfied. Hence the cost of satisfying the best input condition of a cell(i) can be calculated using its list of conflicting and dominated cells and their cell leakage penalties as:
HEURISTIC FOR DETERMING LOW
The total leakage of the circuit is the sum of the leakage of its constituent cells. Thus, the leakage of the whole circuit can be minimized by minimizing the leakage of the individual cells, i.e., by forcing the individual cells to their low leakage states. Theoretically, the leakage of a circuit will be minimum if all the cells are in their minimum leakage state. However, due to the functional dependencies between the cells in the circuit, it may not be possible to force all the cells into their low leakage states. In our approach, we attempt to satisfy the best input condition for cells in the circuit while minimizing the leakage penalty that results due to the violation of the best input condition for other cells. Our heuristic to determine the low leakage vector is as follows: Steps 2 and 4 of the heuristic. The final vector is a low leakage vector that can be applied to the circuit in sleep state. For instance, to determine the low leakage vector for circuit c17, the controllability lists, input constraint lists and the list of dominating and conflicting cells can be generated (as shown in Tables I , 3 and 4 respectively). The initial selection list contains all the cells in the circuit and initial vector is completely unspecified. In the first iteration of the selection loop, cell C, is selected as the best cell since it has one dominated cell (Cl) and one conflicting cell (C,) (and all the cells are identical and hence have the same CLP). Hence, the input vector is updated to satisfy the BIC for cell C, and the Selection list is pruned by deleting the cells C4. C I and C,.
LEAKAGE VECTOR
Step 4 is then repeated till the selection list is empty as shown in Table 5 . Table 6 : Results for a set of ISCAS and MCNC benchmark circuits compared with random search across 10000 vectors.
Runtime Diff Savings

CONCLUSIONS
The leakage power consumed by a circuit in sleep state can he reduced by applying a low leakage vector. In this paper, we have presented a novel heuristic to determine such a low leakage vector. The heuristic uses the concept of controllability of nodes in the circuit and utilizes the functional dependencies of the cells in the circuit to guide the input vector search. The results show that in most cases the heuristic can determine a vector that results in a leakage very close to that obtained using an extensive random search, at much lower computational cost.
